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Esti~nation of Circuit Activity Consi tlrrirlg Signal Correlations and 
Simultaneous Switt:lli~lg 
Abstract 
This paper presents accurate estimation of signa,l a,ctivity a.t t,lie iiit,eriia.l nodes of combi- 
national logic circuits. The methodology is based on st,oclia.stic nloilel of logic signah and 
takes correla.tions a.nd sinlultaaieous switc-.liing of sigiials 21.t logic gil.tre inputs into consiclera- 
tion. In combina.tiona1 logic synthesis, in order to uliniiilize sl)ilrioi~s tr:i.~isitions due to finite 
propa.ga.tion delays, it is crucia.1 to ba.la.nce a.11 signa.1 pa,t-lis a.11(1 t,c:) reduce the logic depth 
[4]. As a. result of bala.ncing delays tlirol~gh clifferent pa.tlis tlie inpilts t,o logic gates may 
switch act a.pproxima.tely tlie same time. We 1ia.ve deve1ol)etl a.nc-1 inll)lenlentecl two algoritllms 
to ca.lcula.te signal 1)rol~)ad)ility and switcllirlg a.ct,ivit,y. Tlie first, t.ec.liiiiill~e considers signal 
correlations without consiclering the efTect of siinulta.neous swit,cliiiig of inputs to logic gates, 
while the latter consiclers s l~ch switcliing. Ex~,eriment,a.l resi~lts for t,lie first teclinique show 
that the switclling a.ctivities of the interna.1 notles ca,n Ile off l)y more ttlia.ii 100%) compared to 
simula.tion based techniques. However, t,lle 1a.tter teclinicli~e is wit,liili 5'76 of logic simula.tion 
results. Formal proof of correct,ness of our method 1ia.s also 11ee1i 1)rrsente.d. 
'This research was sl~p~>ortetl  in part 1'y IBM Corporat,ioll 
1 Introduction 
With the recent trend towa.rd porta.ble coml,uting a.ntl coill~ll~~nic:a.t,ions sy tems there has 
been an increasing thrust toward considering power t1issip;ition (luring VLSI design [4, 3, 14, 
12, 11, 131. In order to design circuits for low power ant1 relial>ility, a.c.curate estimation of 
power dissipatioii is required. I11 CMOS circuits ma,jority of t,he power dissipation is due to 
charging ant1 discharging of load capa.citance of logic ga.t,es. Silcll ch;t.rging a.ntl di~cha~rging 
occurs clue to signa.1 transitions. The problem of deterilliriing wlleil a.11~1 how often transitions 
occur at a node in a, digital circuit is tlifficult beca.i~se they clepend on the applied input 
vectors and the sequence in which they a.re a,pplietl. Therefore ~>rol)a.l)ilistic techniques have 
been resorted to. All reported methods of estima.ting t,lle 1)robal)ility of a tra.11sition at a 
circuit node involve estimation of sig1et1.l pro1)c~l)ilitg whic-11 is t.lle proba1)ility of a signal being 
logic ONE. Computing signal prol)a.bilities has a.ttra.c:tetl 11111cli 1.rsea.rcli [l, 6, 7, 81. Most of 
these methods tra.cle-off a.ccura.cy for time. H.esea.rc-11 clirec-t.rcl a,t, est,ima.ting signa.1 activity 
for combi1ia~tio1la.1 logic axe reported in [2, 5, 91. However, si~cli irletliotls fail to  consider 
the effect of "near sirni.~lta.neoi~s" igna.1 swit,clii~ig a.t logic: ga.t,e in~)i.~t,s.  SPICE simula.tion 
result for the circuit of Figure 1 sliows t11a.t t,lle spurious swit,clliilg will disa.ppea.r at node Vs 
and is negligible at node V5 if the two priina.ry i i i p ~ ~ t s  1ia.ve .:;I. risilig a,iltl a. falling transition 
respectively, within 3ns of each other. The spurious 1,ulses try t,cj clla.rge or discharge the 
capa.cita.nces a.ssoc.ia.ted with the 11odes of a, c:irci.~it. If suc-.li l)illses a.re not wide enough to 
charge or disdmrge the c.a.pacita.nces, they disa.1)pea.r. Tlie ;i.l,ove .:x;~.in~)le shows that if the 
inputs to  a logic gate switch within a, period of At, sl,~~rioi.~s t,ransit,io~is tlo not occur a.t the 
output. At is a funct,ion of the inertia.1 tle1a:y of the ga.t,e a.ntl the loarl c.a.l,a.cita.nces associated 
with the gate. 
The effect of sim1.11ta.neous witching a,t the inputsof :I logic ga.te can be best understood 
by considering the exa.mple of Figure 2. If the sig11;l.l~ ;t.t t,lie iup1.1ts of a. two input XOR 
logic ga,te a.re swit,ching a.s sliown in the figure, t01ci c - ) ~ ~ t l ) ~ ~ t  switx-liiiig ;t.ctivity will be zero, 
even though the signal tra.nsitio11 ra.tes a.t tlie inl,i.~ts i1.l.e lligli. 111 this pa.per, we consider 
sucli effects in esti~na.ti~ig si nal a.c.tivities a.t the i11terlla.l notles of a. rni~lt~ilevel circuit. Total 
probnbilitg th,eorenz [15] is a.ppliecl to co~isider the 1)rol,a,l>ilit,y t,lla.t a, notle of a, circuit will 
switch if one or more inputs axe switcliing. Experimei-ita,l resillt,~ show t11a.t if simultaneous 
VDD 
- 
Figure 1: A Circuit for SPICE siini11a.tioii 
Fignre 2: Exa.~nple of sim~~ltaaieous ~wit~cliiiig a.t, logic iiipilts 
switching at the inputs to  logic ga.tes is not ta.l<eri i i~ t~o  c-.onsider;i.t,ioi~, tlien the activities of 
the internal and the output nodes of a. circ~lit caai he off l)y 1noi.e t,ha.ii 100% compared to 
logic sirnl.lla.tion results. On the other lla.nd, Ly a.pplyiiig t,lie inet,lioc-l p1.ol)osed in this pa.per 
the estimation is within 5% of logic similla.t,ion  result,^. 
The pager is orga.nized a.s follows. Sect,ioii 2 gives t l ~ e  1,a.sic: tlefinit,ions and a, brief review 
of s i g ~ ~ ~ u l  probr~bility, cl.ctivity, a.ntl po~uer (li.s,sipo~,tior/, ill (:hI(.)S logic:. Section 3 considers 
efficient calculation of s i y i ( ~ 1  prob(~,ljiiity. S e c t i ~ x ~  4 prese i~t ,~  t lit? f01.111ii.l proof of our method to 
accura,tely ca.lcula.te signa,l a.c,tivity considering signa,l ~or~~elil,t,ic~)~ls a.iid siniulta~neous witching 
of inputs t o  logic ga.tes. An a.pproxima.teforniilla, is a.lso presei~t~rtl il  this section. A technique 
to  derive cl.ctiaities a,t t,he inter1ia.1 nodes of a, circilit fro111 its .$%'! / IL(I .~ I j~~o l j c~b i l i t~  s given in 
Section 5. Sec,tio~i Ci gives tlie iinplei~ienta~tioii deta.ils ;r.iitl exl)el.iiiiriit:~l results to  show that 
our teclinique is a.ccura.te ant1 a.pplical>le for 1;i.rge circ-,ilit,s. T11e c:ouclusions a.re given in 
Section 7. 
2 Preliminaries and Definitions 
In this section we describe the representation of millti-level c-irci~its, followed by a brief dis- 
cussion on signa.1 probability, activity, a.11d 1)ower tlissil)at,ioll i11 (:MOS. 
Multi- level Logic Representa t ion:  Millt,ilevel logic call 1)e c1esc;ril)etl 1)y a, set F of com- 
pletely specified Boolea.11 filnctions. Ea.cli Boolea.11 fi~l~~ctioii .f E F, ina.I)s one or more inputs 
and intermediate signa,ls to a.n output or a, new int,ernierlia.tJe sigila.1. A circuit is represented 
as a B O O ~ P ~ T L  7 et11~ork. Ea.cli node has a. Boolean ~~nrl.r~,l)lf: aiic-l a. Boo1ea.n expression a.ssociated 
with it. There is a directed edge to a, node g froill a, node j ' ,  if t,lle expression associated with 
node y contains in it the va.riable associa.ted with j' in eit,lirr t,rile or coni1)lemented form. A 
circuit is also viewed a.s a, set of gates. Ea,cli ga.te 1ia.s one or Inore i111)i1t pins a.nd (genera.11~) 
one output pin. Severa.1 pins a.re electrically t,ietl togetlier 1)y a signal. Ea.cli signal connects 
to the output pin of exactly one gate, ca.lletl t,he driver ga.t,e. 
Signal  P robab i l i ty  and Activi ty:  
This section briefly describes the ~riorlel used in [2] for est,ii~la.tic)n of signa.1 a.ctivity. The 
primary i~iplits to a. comhina.tiona1 circi~it a.re nioileletl a.s i~rr~.trrrrll:~j knrlr:perztlenf SSS mecm- 
ergotlic 0-1 processes. TJnder this a.ssuniptioii, tlie l)~.ol,al.)ility of t,lle l)rima.ry input logic 
signals zi( t ) ,  i = l . . . 7 r ,  a.ssu~ning tlie logic va.lue ONE a,t ally give11 time t becomes a con- 
stant, indepentlent of t,ime, and is c;rlletl tlie t:qrrilil)rl:v~~ pr.ol)r~,l)ility of tlie ra.11dom signal 
zi(t).  This is de~iotetl by P(:r:;). Tlie crctirlit;~j A(:c;) a.t a. 1)riirla.ry ii11)11t, xi of the module 
711 - (T) wc,  ( T )  is defined as lilnT,, ant1 equa.1~ tlie expecteil va.li~e of T .  Tlie varia.ble n,, is the 
number of switching of :r;(t) in the time int,erva,l (-T/2,  T/2] .  Sill(-e tligita.1 circuits can be 
thought of ass 11011-li~iea~r but tirne-inva,ria.lit systems, the sigliiils at tlir interna.1 and output 
nodes of the circuit asre also SSS'and rrzeair-ergoilic. Fi~rt,lirr, tlie Boole;l,~l f~lrictions describing 
the o ~ t p u t ~ s o f  a logic ~riodule a.re decoupled f ro~n the dela:ys inside t,lie niodi~~le by assuming 
the sigiials to ha.ve pa.ssed tliroilgli a. specia.1 tlela,y 111otlillr 1)l.ior t,c.) eiit,eri~ig tlie module un- 
der collsidera.tion. Therefore, tlie ta.sk of prol>a.g;r,t,iiig r,q~rilil)ri~~,,~r l)robrsl)l.ll.ties through the 
motlllle is tra.nsformet1 into that of propa.ga.ting siy~r,nl prol>c~.l)ilitir~.s.. Also tlie c~cti.~lities A(yj) 
at the nodes ?jj of tlie rnotlule a,re given by 
Here a:lj/a:c is tlie Boo1ea.n difference of f~lnction ?j wit11 rrslject t,o :r: a.11~1 is defined by 
Tllough eclua.tion 1 considers signa.1 correlz~.tioiis wit,l~i~i :I. logic- iiioili~le, it does not take 
sirnulta.~leous witchirlg iiit,o a.ccoilnt. Hence, t,liis nietlio(1 resillt,s i l l  errors in estima.ti11g ac- 
Figure 3: Example of ~inililt~aneous swit,cliiiig at, logic in1)uts 
tivities of a circuit. Let 1.1s collsider Figlire 3 as an exa.illl)le. Let 11s a.ssume that the four 
inputs, .zl, - . . , 54 are inu tua.lly inrlepentlent witrli sig11a.l l)rc~)l a,l )ilit,ic:s of 0.5 and activities of 
1.8* 10" transitions I)er unit time. Accorrliiig t,o equa.t,ioii I ,  t , l~e a.ct,ivit,ies of the output A(x7) 
should be 7.2 a 10' tra.nsitions per unit t,iine. However, 1c)gic; siiili.ila,ttioii using 10,000 input 
vectors (conforming to tlie given signal ~)rol~al~ilit,ies ;t.litl ti.(-.t,ivit,ies) show a, signal activity 
A(x7) of 4.16 a 10'' transitions per unit thne - a clifferenc-,e of a.lniost 75%! We will observe 
in Section 4 tl1a.t this difference is ma.iiily rlilclt to "nea,l. silriiilt,a.iieo~is" sivitcliing of signa.1~ at 
the inputs to  logic ga.tes. 
Power Dissipation in CMOS: 
Of the three sources of ]lower clissipa.tioii iii digital (:MOS c-.irc~iit,s - switching, direct-path 
short circuit current, anitl lea.l<age current - tJie first olle is I)y fa.r t,lie doinina.nt. Ignoring 
power tlissipation due to  direct-pa.th short c.ircllit c:iu.l.eilt ;1.11(1 leali:~.ge current, the average 
power ciissipa.tioii in a. CMOS logic is give L)y 
1 
POWER.,,. = CiA(i) 
where Kid is the supply voltage, A(i) is tlie ac:ti.riit?j a,t ilot~lt. i ,  C:; is the capacitive load at 
that node a.ntl is a.pproxima.tely proportioiia.1 to t,lie fanolit a.t t,li;i.t notle. The summation is 
taken over all nodes of tlie logic circuit. I'Ve define 1i,o1.~r1.(/6izf,(l ~ O , I I ~ V T .  d i . s . s l . ~ ~ ( ~ , t l : ~ ~ ~  measure ig 
where f anout; is tlie number of fanouts a.t node i ,  a.nd t r ( i )  is t,lle I L O ~ ~ I L ( I , ~ ~ Z ~ , ~  ( ctivity obtained 
by dividing activity A ( i )  by the clock frerli~e~icy. Nol-.7?rtrlizr:(l o~.ctivit~j will be more formally 
defined in Section 4. Vdd is the supply voltage and is assilllletl to 1)e co~istant. Hence, Q, is 
proportional to  the average power dissil)atioii of a c-irc~~it. We will llse Q, as a measure to 
compare tlie results of different a.lgoritjlirns. 
In this paper, we a.ssume de1a.y-free nlo(1ules. The l)rilila,ry inputs are a.lso a.ssumed to  be 
mutually independerit . 
3 Signal Probability calculation 
The proposed methotlology uses signal protmbility iiiea.s~.~re t,o a,(:(:l~ri~.tt?ly estima-te activity. 
Therefore, it is very important t,o accura.tely ca,lcul:i.t,e ~ig11ii.l l~)rol);~,l)ilit,ies for further use in 
estima.tiiig activity. In tlie following sectioii we present a. t,ec-liniqi~e to a.ccurately calculate 
signal pr~babilit~ies. 
3.1 Definitions and Theorems 
A Boolea.11 funckiori f ,  represeriting a.11 iiit,eri~a.l iio<le or   ti^ o~~t , l ) i l t  iorle of a, logic circuit, 
can a1wa.y~ be written in a. canollical sum of 1,roc-luct,s of l)riiii;i.ry in1)11ts. It has been shown 
in [I] that tlie signa.1 pr~babilit~y P( f ' ) ,  c.a.n I-)e expressec-1 ii,s a. s~lili of prir~~c~ry i lput signal 
probnbility product tf:rm.s C:fl c ~ ~ ( n ~ ~ ~ ,  P( . s j ) ) ,  wliere .5i is :l:,j 01. :I:;, il,li(l ( Y ;  is some integer. Ii 
is some index set. Tlie sun1 has rn protluct terms. For c:o~~~ie~iieiicr, t,liis form will be referred 
to  as the sum of probability protL?~.cts in tliis pa.l)er. Ass~liiie t,lie ir~l)~lt,s :I;;, .I = 1, ..., n ,  of a 
zero-dela,y logic motlule a.re rnntunlly ~ T I , ~ F ~ ) ~ : ' I I , ( ~ c I L ~  S,S,S ~ L ~ : O . ~ I - F . I : ( / O ( ~ ~ C  0-1 process. The sigr~al 
pr~bnbilit~j of a logic sigria.1 :c; is expressed i1.s P(:c;). F~~rt,l~ernic-)re, P(:t i)  = 1 - P ( z i ) .  For 
primary inputs, wliicli a.re niutually intlepe~irlent, we i i .1~0 tlrfi~ie F'( : I :~)  i1.s P(:.?;) = 1 - P ( z i ) .  
We iiitroduce the following defiilitioi~s to expla.iii oiir ii~et~lic)(lology. 
Definition 1 S is (1.1~ oper(~tor, . ~ I I I L ~ C I L  z ) f : ~ : f ; ) ~ . 7 ~ ~ ~  f::1:po71~l~t .S . , I I . I ) I )T~ ,SS~O~, .  0 7 1 .  (L slfnl, of probnbility 
products C:, ai(flj P ( s j ) ) .  Tlu~t is, 
- 
where kj > 0 a n d  sj = :cj or zj. 
We will use si t o  represent z; or :ci. ~ , F s o I ~  the definit,io11 it follows t11a.t 
where 2, is a primary input of the niodille concerrietl. T1le~efol.e~ whenever a probability 
product term within tlle s~rppressiorr. operator c.ont,ains 1)otli P(:[:;) a.11c-1 P(z i ) ,  the product 
term equa.1~ zero and can be elimina.tec-1. Ol>violisly, 
Also it is easy to see that the followiiig ex~)ression 1101(1s. 
where 1) is a consta.11t. By defi~ii~lg Sn[P(f)] a.s perf01.1liiilg , S I I ~ ; I ~ . O I  Oper(~~tion S on P( f ) ,  
7~ times,we lmve the following lemma,: 
Lemma 1 S is ~ Z ' T L C ( L T  (1,rr.d S" = S, ~ I I / I , E T C ;  11, is (I, posit%,i~f. .iil,tf:!lf:~. 
Definition 2 Let f ;  rr.11~1 f2 he t117o nrbitr-c~,i-~ Bool~~rl,. ~ : X ~ I . ~ : S , ~ ~ O I ~ , S  uu(r! P( f,), 'i = 1, 2 be 
expressed in tei-nxs of sums of i7~p11.t sig71,(1,1 l)~'o~(~lJilitrl pi..o(l,~~r.ts. L6.t I)c dqfi~~e(% (LS follows, 
Pl(f1 + f 2 )  = P(f1) + P( f , )  - P(f1)P(f2) 
Given the a.bove definition, the followiilg theorelll is j i~st ,  a, ge~lel.:~.liza.tiol f [I] and can 
be easily proved by i~lcluction: 
Theorem 1 (Suppression Theorem) Let fl ILII .~~!  f 2  Lr dt:fi.rr,erl (1.5 rrbor)~ nnd let P(fl) a n d  
P( f 2 )  be expressed (1,s sslrni,s of prob(~,bilitl prodrscts. Tl1,f:71,, 
3.2 Algorithm for Calculating Signal Probability 
There has been ml~cli work on bounding or estima.t.ing t,lie sigiia.1 ~)rol)a,bilities to bala.nce 
accura.cy ant1 c,omputa,t,ion tinie. Since correct sig~ia,l ~)rol);~,l,ilit,ies is i~nporta.nt o  both 
algorithms we propose ill tliis pa.per, we cl~oose the genera.1 a.lgoritll111 proposed in [I] and 
adopt a da.ta structure similar to [3]. Det,a.ils of tlie tl;i.tta rel)reseiit:~,t~ioii will be given in the 
implementation section. 
Algor i thm:  C o m p u t e  Signal Probabi l i t ies  
Inputs: Circuits, signal probabilities of all the inl)ut. 
Output: Signal l,roba.)~ilities for all nodes of tlie c-,irc:uit, 
Step I:  For each iiiput signal ant1 ga.t,e out1)ut ill t,lie (:ir(:l~it,, ;i.ssig~i ;I, llnique variable. 
Step 2: Starting a.t tlie inputs a.11~1 proceetli~ig t,o t .11~ o~l t . l )~~t , s ,  w1.it.e the expression for 
the output of ea.ch ga.te a.s a, fi~nctioii(~.~sing st,a.iid;l.r(l rs~)ressiolis for ea.c.11 g;l.te type for 
probability of its out,pi~t signal in teri~is of its inl.~t,~~:l.lly i ~(lel)e-?nrlelit, input signals) of its 
input expressions. 
Step 3: Suppress a.11 exp0nent.s in given ex1)rrssioli t,o ol,t,a.iii t,lie correct probability for 
that sig11a.l. 
Tlie followilig ex:rniple shows tlie use of supl)ressioii t,l~c?c-)i~t.ni to calcilla,te signal proba- 
bilit y. 
E x a m p l e  1 G i v e n  :~l = :c1:c2 + :I:,Z:~, ~oherc: xi, .i = 1, 2, 3, / i , , / . f :  7 n ~ ~ t ~ 1 ~ i d l ; t j  independent .  Then 
P ( y )  ~ ( 1 . 7 ~  be c le termi~~cr l  ns follouls: 
By suppression tlieoreln, P( y )  = S[P(:c1:c2) + P( :C~:~ : :~ )  - P(:r:1:~2) F)(:C~ : c 3 ) ] .  But we know 
thak P(~;l:1;2) = P ( : L . ~ ) ~ ( : C ~ )  ant1 P(:I:~:I::~) = p(:~~)p(:l::-(). Hell -,(+, 
4 Activities Considering Simultaneous Switching 
When Inore tha.n one priliia.ry input, sa.y :c; a.nd :cg, a.re switjcllillg sini~~lt,a.neously, tlie Boolean 
differences $ a,nd $ a,re un(1efiiied a t  those t,imr inst,;~,nt~s. Hn~c-e, t , l~e ])roof in [2] that leads 
to equa.tio11 1 is no longer v;i.lid for tliis sit.~~a.t,ioii. As me 11ij.1re dis(-~~ssed a.rlier, switchings 
of different inputs to  a. node or a, inodille 1ia.pperi a.roi~iitl tlie sa,iiie time. Let us assume, 
without any loss of generality, a.11 primary inputs to tlir iiiotlale switcli only at the leading 
edge of the clock. Let a. node y of a niodule 1.w ohservetl a.t a. 1)oirit ill tlie clock cycle which is 
sepa.ra.ted from tlie 1t-ia.dirig edge of the c.lo~li by a. loug e~ioiigli iit,erva,l to a,llow tlie logic level 
at this node to  reach its stable va.lue. If one selects a. clo(-li t;ycle a.t r:t.ritlom, the probability 
of having a switching a.t the leading edge of this clocli cycle a, t  iiode ?j  is A(? / ) /  f .  Here A(? / )  is 
the c~ctiaity at  this node and f is tlie clocli freqllericy [lo]. We tlefi11t-i the .rrormnlizerl actiz~ity 
( L ( u )  as A(?/ ) /  f .  The followi~ig tlefiiiitio~i will be 11sefi.11 in ll~lderst,a.ntling our a.pproac1i to 
estimating activity. 
Definition 3 (Genera l ized  Boolean Difference) Lvt :I/ 1 ~ :  (1. Roolf:n.rr f::~pressioa ( L ~ L I ~  .xi, i = 
1 . . . n be mutua.lly irldeperident primcr.ry irrl)ll.ts of r j .  W f ,  ( l f ; f i ~ ~ , f : ~  
where k is positive intcyer, biJ is logic .~~n.lu/.f: ONE 01. ZERO rc.r~.rl :r:c l ,  j = 1 . . . k (ire distinct 
mutually intlependerit 1)rirn(itry ir/.p~i,ts of :I/. 
Let us exanii~ie the above defiiiition closely. Bec;~i~se tlie o~)er;ttor $ is commutative, 
It follows fsoni the tlefiiiitio~i t1ia.t if the !/t:~~f:rc~,lizf:ri H O O / ~ : ( ~ I I .  ( I ' ~ f : r . t , ~ ~ , ~ f :  is logic, ONE, then 
- - 
the simulta~ieous tra~lsit~ions at ( x i , ,  :I:;~, . . . , x ik )  froill ( h i , ,  . . . , / l i b )  to b i z ,  . . . , Zi,) or 
- - 
from (bi,,  b;, , . . . ,I,;,) to (b;, , b;, , . . . , hi,) will ca.ilse a, t,ra.nsit,ioii a.t y. 
Under the a.ssi.~mption that the prima.ry inputs a,re nr~rt~rtrll!~ inrlf:l~r~~rle~rt and the logic 
signals can be nlodeled a.s strict-scr~sf: . ~ ~ ( I , ~ ~ O I L ( L ~ ; ~ ( , S , ~ , S )  111.f:(~~r-t,7:(/o(li~: 0-1 stochn.stic processes 
with logic. motlules ha.ving zero dela.ys, the followiiig tlieoreiii lioltls. 
T h e o r e m  2 (3- inputs)  I f ' y  is (1, Booleni~, r,:q~ressl.o~, rrrld :r : i ,  i = 1 . . . 3 o,re mutually inde- 
pendent primnry i1~l)~l.t.s of yj, ~ I L C I L  
Proof: Because we assume tl1a.t the motlule uxl(ler consiclera.tion 11a.s zero-delay and the 
primary inputs switch only a,t the 1ea.tling edge of t,lle (-.lock cycle, switching time can only 
be discrete time points which coiiicitle wit11 some 1e:jrlillg e(lges of tlie clock signal. 
At time t ,  whicli is some 1ea.ding wlge of tlie clock sigl~;i.l, let Uo 1)e tlie event tliat none 
of the inputs are switching. Let B;, i = l , 2 , 3 ,  be tlie events t,lia.t only :c; is switching, 
B;,j, (i, j )  = (1, 'L), (2 ,3) ,  (1,3), be the eveiits that only :c; a.11~1 :cj ;).re switching, and finally, 
B1,2,3 be the event tliat all three inputs a.re switc:liiiig a.t tile sa.lrie time t.  Accordirig to  
the a,bove tlefinitions, t,lie union of all t,liesr events is t,lw S I I , I I I , ~ ) ~ ~ :  SI)(I ,CF:.  All tlie events are 
also n ~ u t u n l l ? ~  rzc lus i ,~~f:  (or dis-joi~rt). Tl~erefore, t,liey f(:)rin ij. ~)ij.rt,it,ion of tlie scl.m,ple space. 
Because :cl, 2 2 ,  2 3  are nzr~ t~rc~ , l l~  i i~r le~cr~c l~rr t  
Similarly, 
Let A be the event t,lia.t is switcliing a.t t,ilile t .  IJsiiig tot(/,/ l)r.obnhi/it:rl tl~corcm of [15], 
we derive 
However we know tha.t if no prima.ry inl)itts axe swit,cliing a.t t,iliie t ,  ;I/ c;a.riiiot be switching. 
If only x; is swit,cliing at time t ,  t,lie pr.obc~,bility F)(A ( Hi) t,llit,t ;I, is swit,c~liing is ~ ( 2 ) .  Since 
a rising transition at any node ha.s to be followed by a, fii.lliilg tra.iisit.ioil a.nd vice-versa., we 
have, P(.z.; =T :cj = T )  = P(z ;  =1 xj =1) = P ( z i  =1 : c j  = T )  = P(:ci =r :r:j =1) = 1/4P(B;,;), 
where f denotes a rising tra,nsit,ion a,ilrl 1 a. fa.lli~ig one. If tlil.ee iiil)i~ts a.re switching a.t the 
same time, they have simi1a.r property. Tlierefore, a,ll ttlle COIMI%'~%'OII,(~Z probabilities are as 
follows: 
a?/ P ( A  1 B;) = P(-) 
ax; 
After substituting the a.bove expressions iiit,o eclila,t,ic)i~ 7 i~.ii(l 11siiig e(l~la.t,ion 5 we obtain 
equa.tioi1 6 of Tlleorein 2. 
The genera,lization of Theorem 2 for n-ilil)l.lts is givrii 1)rlow. Tlie 1)roof is very si~nilar 
t o  the proof of Theorem 2 ant1 is onlit,ted for I~revit~y. 
Theorem 3 (n-inputs) If 11 is (1, Boolcc/,71, c:cprt;ssho~r, cl,r,d :r:;, i = 1 . . . n, (/.re nlutua.lly inde- 
pendent primary in,puts of y .  Theu 
l1 3, 
U ( ? / )  = P(-)((1,(xi) (1 - fl.(:l:j))) 
i= 1 (3:~; )+I 
I < j < r r  
1€{1,2  ,...> 71.1-{i,j} 
. . .  
d" i 3 : 3 ,  
+1/2(P( ?/ loo ... 0 ) + P( !/ la1.1 ) . . . 
a:r:li):~2 . . . ;IT,,. t ~ : ~ : ~ t l : ~ : ~  . . . i).~: ,, 
+P( 
4.1 Approximate Methods Based on Theorem 3 
Theorem 3 gives a.n exact method of cleternliniiig signzt.1 ac:t,ivit.y. T11e c:onl~,iita.tion of a.11 the 
generalized Boolec~n di,ffc:rence proGcihilities grows ex~)oiielit,i;~lly wit,li t,lie ni~mher of indepen- 
dent inputs. If one a.ssumes t,lia.t the probn11ilit:y of 1i;i.viilg illore tlli1.11 t,wo inputs to a logic 
gate switching a,t the same time is very s~lia,ll, tlie higher c-)rder t,eriiis (-.an be ignored. For 
such a, corldition the following resi.11ts ca.11 be oLt,a.inetl. 
5 Derivation of Activities from Signal Probabilities 
In order to ra,lcula,te tlie a.ctivit,y A(Yi)  ilsiilg erliia,t,ioil ( I )  we iircrl tm evaluate ~ ( 2 ) .  
However, one ca.11 ca.lcula.t,e trliis direc:t.ly froill F J ( ? j j )  if i t  is exl)i~essrtl a.s ;i sum of proba.bility 
products Cy!l (a; nj I;.,), where P ( s i )  is t,lie probahilit:,/ of tlie l ) r i l i~ ; t r~  illput signa.1 :I;.; or q. 
The following t,heoreni rna,l,les us to ~irlci.11ate ~ ( 2 )  wliic-li ill t,iirii r . . z ~ , i ~  1,e used to determine 
activity. 
Theorem 4 Let ?j be (1 Rool~(1.1~ ~ ~ : ~ I ~ c s s ? . o T I .  N . I I , ~  FJ ( : l j ) ,  F ) ( : / j ( : l : ; ) ) ,  11,11.(l P(y(:?;) he expressed 
i n  ternzs of s7r.r1r of ~~robcr.bilit~j prod.rr.ct,s, ulll.t:~.c F ) ( : l j ( : l : , ) )  ll1l.d F ) ( ; I J ( : I . ; ) )  (11.c: f 1 1 . ~ .  prob(r.hilitl.~s of 
the cof(l,ctors of ;IJ ~nitlr. re.spect to  : L ; .  Tt~,e,r, 
Proof: By Shannon's expa.nsio11: 
Since :ci i f i  = 0, 
--  
On the other hand (?/( :c ; )  y(%;))(?y(:c;)y(:i!;)) = 0. Hence, we 11;l.ve 
However, by the suppression theorem we lia.ve, 
and similarly 
Since S is linear, we can write, 
Hence, one can cnlc~~la,te P ( $ )  by first solving L)i t,lir p~.ol);il)ilit,irs of the cofa,ctors of y 
with respect to  1:;. Tlreil the almve theorem call be a.l)l,liril to  (-illc-,iliSr P($) .  xi 
- 
Example 2 Let f = I L I I C  + ~ b .  A S S T I . ~ I . ~  r r , b ,  c. (/,re % ' ~ I , ( ~ ~ , ~ I ~ . I I I / ~ , ~ I I .  i7611~bt.s. T/t,f; c~ctinity A( f )  can 
be calculnted as follows 11,siny cq~i(l.tiou I .  
In order to  ca,lc~,la,tr the activity at f ,  \vr first cii.l(-~ilil,t,c P ( ? ) ,  ou  P ( $ ) ,  a,ild ~ ( 5 )  using 
Theorem 4. Usiiig tlie s i ~ ~ , p r e s s i o ~ ~  tlleorem a.i1(-1 Slia.ii~loil's exl)i~.ilsioi~ we caa writme, 
As a result, 
- - 
Note liere that in order to calcolat~e ~ ( $ 1 ,  we clecoiiq)ose c P 6  i l l t o  Z A P ,  and Po.PbP, by 
using the fact t11a.t PC + = 1. 
The following theorem can be used t,o ca,lc~.~la,t,e ii,lld 3 % ~  ~ C I , ~ : , ~ ~ , : ~  tm determine activities 
under simultaneous switclling of sigii;~.ls ;t,t gz1.t.e inl)~~t ,s .  Tlir l)l.oof is siirii1a.r to Tlleorem 4 
and is omitted for brevity. 
Theorem 5 Let  y bc u. Hoolcc1,n eq,l.f:ssl.o~r. P(y) ,  P(:/l(:r:i,  :r:,i)), P(YJ ( : I : ~ ,  : ~ j ) ) ,  , P(?](zi ,  s j )  
and P ( ~ ( T : ~ ,  :fj)) c~re  e:~prc .s . s~( l  ~ I L  tcr7r>,s of S,II,TII,  of l ~ ~ . o l ) ( ~ , l ) i l i i : ~ j  p7.o(l,/l,cf.qI ~1111,cr.e 
Then 
6 The Algorithms 
After liaving gone through a.11 t l ~ e  theoretic-.a,l fol~l~tl;t,t,ic-~i~s, now we ;ire rea.tly to present 
the algoritllms to estima.t,e signal activity. Tlle first ;ilgorit,llm is 1,;tse-td on Tlleorem 4, the 
deriva,tion of which does not consider siln~ilt;t~reol~s swit,c-liiilg. Tlie sec:ond algorithm tha,t is 
based on Theorem 5. Both a.lgorithi~ls 11se t,lle inet,lio(l clesc-ri1)erl ill Section 3 to ca.lculate 
s?lmbolic pr~ba~bilities. 
6.1 Algorithm 1 
Since tliis a.lgorithm is l.)a.setl 011 Theorein 4, wllicli iises ec-lli;~ t,ioii 1 for a.ctivity ca.lculation, 
its accuracy is the same. a.s Na.jm7s rnetliotl [2]. 
A l g o r i t h m  1: C o m p u t e  Signal Probabi l i t ies  A n d  Activi t ies  
I11put : Circuit, signad proba.bilities aiiil a.ct,ivit,ies of it11 t,lie iiip~lt~s 
Output: Signal proba.1)ilitie.s a.nd a.ct,ivit,ies for all iiotles of tlie circilit 
Step 1: Use the a,lgoritllin in section 2 t,o ca.lciil;i.t,e t,lie .syirt.bolic. l)rol.)ad>ilities of a. node. 
Step 2: Apply Tlieoreln 4 to ca.lcilla.te activity a.t t,liis iit.)(le 
Step 3: evaluate the value of this S : I J ~ / % / ) O ~ I : C  prol.)a.l,ility :~.iit-1 get ritl of tliis symbolic prob- 
ability. 
Step 4: Continue St,ep 1 to 3 until a.11 t,lie notles a.rr c:ti.lt-illi~.t,rtl. 
6.2 Algorithm 2 
This a.lgorith111 is similar to Alyorijlrhrrt. 1 ex(?el)t. st,el:) 2.  111 st,rl) 2 we a,l)l)ly Tlieorenl 5 instead 
of Theorem 4. 
A l g o r i t h m  2: C o m p u t e  Signal Probabi l i t ies  A n d  Activi t ies  
Input : Circuit, sig11a.l proha.hilities a.ll(l activities of ii.11 t,l.ie iiil)ilt,s 
Output: Sig11a.l proLa.bilities a.11~1 :l.ctivi t,ies for ii.ll ~ic-)(les of tlir c:irc-i~i t. 
Step 1: Use the a.lgoritlin1 in section 2 to calcillat,e t,lir s:~~irabolir: )rol)a.l.)ilit,ies of a ~iocle. 
Step 2: Apply Theorem 5 to ca1ciila.t.e i~.c:tivity i1.t t,liis i~c:)(lt: 
Step 3: eva.1i.la.te tlie va.li.ie of tliis s:yttrl)olir: I)i~ol)al~ilit,y ;1,iit1 get, i.id of t,liis syrr%I)olic prob- 
ability. 
Step 4: Continue Stjel) 1 to :3 ilnt,il all t81ir iiocles a.re t-,;ilt:iili~.t~etl. 
7 Implement at ion and Results 
The algorithms to estima,te a.ctivities a.t tlie iiit,ern;~.l i~c-)(les c-)f ;I. C:h/lOS logic circi~it have been 
implerrlented in C u11clrr tlie Berlieley SIS eiiviroi~iii(~iit,. \'e il.SSililie t#lla.t, t,he primary input 
signa.1 proba.bilities a.11tl a.ct>ivities a.re a.va.ili11)le t,o 11s t,lil.~)ilg11 s~~st(-'iii level silnllla.tion of the 
enviro~lrne~lt t 1a.t the cii,cuit will he worlcillg ill. Tlie tlii.t,a. st.i,~lt~t,llre ~lsrtl t,o re1)resent syrr~.bolic 
probabilities in PAS (Prol.)al.)ilit,y antl Act.ivit,y Siinllli~.tor) is 111e11101.y rffiii(-.ieilt a.11~1 a.llows us to 
perform the necessa.ry operatio~is fast. In tliis represei~ta.t,ic-)II we 1i;i.ve ta.l;en advanta.ge of the 
fact t1ia.t exporients hive been sl~ppresserl a.i~d t,lierefore, a, sigii;~l l,rol.)al)ilit,y expression may 
contain a, variable (a.ssig11ecl to one of tlie i n ~ ) i ~ t s )  ra.isec-1 t,o ljower 1 or 1ii;i.y not contain it. So 
each prodl1c.t term ma.y be regaaclecl ass a, set with va.ri;t,l)les as its eleiiient,~. Tlie multiplica.tion 
of two product terms ca.n be achievecl Ly ta.l<ing tlie ~l i i ioi~ of tlie c:orresl)onding sets. The 
prima,ry inputs of the circuit uncler consic-lera,t,ioii aa.e a.rl)itji.;l,rily ortleretl a.iicl aasigned indices. 
Let xj,  0 5 j < M, be the primary i~iput  signa.1~. Let 1):; 1.w tlie signa.1 probability variable 
assignee1 to input z j ,  i.e. P(:cj = I )  = 1j.i. A ~.) rod~~( : t  t.erii1 Q; is i.el)rese~ltecl as a pair (a;, 
Pi), where both a; a.11~1 p; are int,egers. cui is ca.llet1 t , l~e c:or:@r:ir:~~.t of terin and ma,y be 
nega,tive or positive. pi is rega.rtler1 a.s a. hit st,ring. Bit. j o f  [j;, wi,it,t,ei~ pi,,, is 1 if and only 
if tlie corresporitliiig procli~ict teriri c.ont,a.ilis tlie va.rii~.l,le 1); a.ritl is 0 c.)tlierwise. When two 
product terms Qi and Q j  a.re millt,ipliecl, tlie resi~lt,ii~g l)~.otl~~c.t t)eriii QA: is given by (ak, Pk), 
where a k  = a; * a j ,  a.1ie1 j j k l  = Pi, r\ 6,. It, is easy t,o see t,ll;~,t, we ca.11 define a full order 
relation on the set of a.11 possible procluct ternis. Q, < Q i  if /j; < [j,;, w11ei.e Lot11 Pi a.nd ,Bj are 
interpretecl a.s integers. Ea.di l>roba.bilitJy exl)ressioi~ is rel)rrse~it~etl 21,s a.11 orclered list of its 
product terms, i.e., P ( G )  = (Q1, Q2, .., Q I L m ) .  It is ol)vi()ils t.lii~.tt ally ~11111 of two expressions 
P ( G )  and P(H) can be rlet.erminecl in O(rrc; + T L ~ )  tiill(" i ~ . i ~ ( l  l)ro(l~i(-t in O(n.<; *nH) time. 
We present a, nunil.,er of test ca.ses t1ia.t sliow tlie ;~.c-c-.~lr;~.cy a.i~c-l efhcielicy of these two 
algorithms. In order t,o a,sses tlle a.ccu1a.c-y of tlie rrsi~lt's, we ilsr ;I, logic sirnulamtor with 
zero-delay model. We genera.tfed 10,000 ra.ritlonl priiiia.ry i i ~ p ~ l t s  (c~c:)iif(:)rmi~ig to the given 
probabilities ancl activities) for logic siini~l~~~t~ioil to det,ei.iiiii~e tJie a.c:t,ivities at the internal 
nodes of a, circuit. Tlie 11rirn;i.ry input, sigi1a.l prol);~.l)ilit,irs ;~.iirI ;I(-t,ivit,irs of tlle circuit were 
used in PAS to  generate proGabi2itie.s a.ntl (~.cti~~it'it:s i~,t. iiltrri1;i.l i~oclrs using Algorithm 1 
a.nd Alyorithnz 2. Table I shows tlie clet,ailed resi~lts of a.l)~)ljriiig t , l~e ;~lgc~)i,ithms to a.n MCNC 
benchma.rl< example (pc~.rit:l/). All illputs were a.ssigiiec-l a. sigi1;l.l ~)rc~)l)i~.l)ilit~y of 0.5. All primary 
inputs were a.ssignec-l the sa.me a.ctivity (thougli t,he inl)i~t,s \irere ;~,l l  clifferent) a.s shown in the 
table. @ represe~its tlie norma.lizec1 power clissipa,t,ioli ii1ea.siIre int,roiluc:r(l in Section 2 and is 
used to  compa.re Alyoritl~nl 1 a.iic-l 2 witli logic siiri~.~l:~.t,ic~)i~ t , e ( : l i ~ i i ~ ~ ~ ~ c ~  (,S YII.). The percenta.ge 
error represeiits t,he clevia.tion froill tlie sinlula.t,ion resi~lt~s. Tl~c- (::PI J t,i~lles are a,lso shown in 
tlie table for a SPAR.(> 4 worl<st.a.tion. It c:a,Ii 1)e o1)servetl t , l ~ i ~ , t  t.lie l)c.)\vrr rlissipa.tio11 mea.sure 
Table 1: Deta.ilet1 result for AICINC be~icllmarl< exam1)le pr11.ity 
can be off by Inore t11a.n 95% for Algor.itlr,nz 1 wliic-11 c-i~lcula.t,es tlie activities based on 
[2], while t8he results for Algorithirz 2 a.re rerii:~a.l<al)ly (.lost. t.o the si~ri~~li~.t , ion results. This 
accura.cy ca.n be attri1)iltetl to  tlie fact t1i;l.t Algoritlerl, 5-ollsitlers s i ~ i l ~ ~ l t , a ~ ~ e o i ~ s  switching of 
signals a.t the input to  logic ga.tes. 
In general, the proble~n of cal~nli~,t.irlg exact si!jl~,nl probn.bilit:~j is N P  - 'nrrl. Without 
partioning the circuit iiit,o smaller niotl~rles, tlie otleretl list rel)resent,iiig tlie snm of probability 
products can beconie extremely la.rge. Even for ;I. sni;t,ll (:ir(:i~it, like AdCNC: Leilchrnark 
exa-mple parity, whicli corisists of 15 XOH.'s a.iitl 11;1s 16 i i ~ l ) i ~ t s  (a, t,c:)t,;l.l of 31 nodes), the 
primary output lias a, 2" ( z  32,000) ~)rol)a.l)ilit,y l,rod,~c:t t,e~.liis. Tliis iiii1)lies t,ha.t the exact 
method of ca.lcula.tioii 1na.y riot be feasil~le for (:ert,i~ili t,yl)es of (:ii.(:i~i t,s ill  terins of memory 
space and compilta.tiona.1 time. We will coiitilii~e to  wc.)rli (.)II l);i.rtioriii~g to  iniprove speed 
while nia.inta.irling a.c.ci.ira.cy. In the test ca.srs sl~owli ill T;11,1e 1 ;~.ntl Table 2, we used the 
"lowest level pa.rtioiiing" [2] in which every l(-,gic ga.t,r was ~ . r~) res r r~ t ,e ( l  a.s a. sepa.ra.te Boolean 
module. R.esiilts show tha,t with suc11 a. l~art,it,ioniiig sc-l1e11le Al!jor-it11.111 2 protluced a.ccura.cy 
within 5%) of siinula.tioii results witliin ~~e;i.soii;~Lle (!PIT t iiur. 
Figure 4 shows the a,c:cura,cy of a.c:t,ivity ( : i~l~l l l i~. t , i~l l  for t, le ~ I ( I . I . % ' ~ : I J  exa.niple. The  x-axis 
represents the tliffereiit iiotles of tlie (: ir~i~it , ,  while t . l~e y-axis rel)rrsrilt,s t-lie nor~rnalizc~~ uc-
tivities a.ssociatet1 wit11 ea.cli node. Notle (1 t h ro i~g l~  15 i1,l.r t,lle l)riliia.ry iill.)ilts. Notles 16 
through 30 are either i~ite.r~rietlia.te notles c)r 1)rima.ry oi~t,l)i~t,s. It ca.11 1)e ea.sily observed that 
the Algorithm 2 closely follows simula,tion results, wliilr t,lit. ei.rors ilit.rotli~cetl by Algorithm 
1 can be la,rge. 


















































Table 2: Results on ISCAS and M(:N(: l ) r l ~ ~ l ~ l ~ ~ a l . l i ~  
t Algorithm 1 
01 I 
0 5 10 15 20 25 30 
node number 
Figure 4: Notle Activities for exani1)Ie p r r ~ - i f : ~ j  (iiil)llt ii.t.t.i\iit,ivs = 0.3) 
show t1ia.t the activity or power tlissi1)ation niraslirc- (D tlrterniiiirtl l)y Allloritlr,n& 2 is within 
5% of logic s i rnulat io~~ results. 
8 Conclusions 
In this pa.per we lmve sliowii t1ia.t tlie aa.ctivit,it-ts a.t t l ~ r  i l ~ t t ' ~ l ~ i i . l  ~io(l(>s t-)f ii. (;MOS c i r c ~ i t  can 
be estirnatetl a.ccura.t.ely by consit-lering signz1.1 t~orreIit.tjioiis a.i~tl "1ie;i.r siirii~lt,aneous" switching 
of inputs t o  logic ga.tes. H.esults sliow tlmt t,llr :~.ctivit,y nirasiirrs ii1.r ~.rriia.rl<a.l~ly close to the 
simulation reslilt,~. We ha.ve aso sl~owri t,liii.t if s11c.11 switt~lliiigs ;Ire i~ot,  t-,olisicleretl, activities a t  
the interna.1 nodes can be off Gy   no re tlia.11 lI1~ItX~. T l ~ r  fc)r~u;il )rot.)f o11r est,i~na.tion technique 
has also bee11 ~)reserit,etl in the I.)a.per. 
By pr t i t ion ing  t l ~ e  circl~it  properly, it is 1)ossil)lr t,o ;~.c-l~ie\rr l;i~.gr sl)retl-u1.) iri the esti- 
matiori a.lgorithnl. Hence, this tecliiiitl~lr call 1)e effic-ie~it~ly l~setl ill  i l ,  s ~~ i~ t~ l i e s i s  env ronment 
t o  estimate power dissipa.tio11. 
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